20

25

CLAIMS

- 1. A semiconductor device comprising:
- a high-breakdown-voltage regulator configured to operate at
 5 a high input voltage;
 - a reference voltage generating circuit structured as a lowbreakdown-voltage component and configured to receive an output voltage from the high-breakdown-voltage regulator to generate a reference voltage;
- a differential amplifier circuit structured as another lowbreakdown-voltage component and configured to receive the output voltage from the high-breakdown-voltage regulator and the reference voltage from the reference voltage generating circuit to produce a drive voltage;
- an output driver structured as a high-breakdown-voltage component and configured to operated based on the drive voltage; and

resistors connected in series to the output driver to divide an output voltage of the output driver and feed the divided voltage back to the differential amplifier circuit.

2. The semiconductor device of claim 1, wherein the high-breakdown-voltage output driver and the low-breakdown-voltage components are MOS transistors with gate oxide films having a first thickness.

WO 2005/008355 PCT/JP2004/009694 -24-

- 3. The semiconductor device of claim 2, wherein the high-breakdown-voltage regulator is structured by a high-breakdown-voltage MOS transistor with a gate oxide film having a second thickness greater than the first thickness.
- 4. The semiconductor device of claim 1, wherein the output driver is a P-channel MOS transistor, the semiconductor device further comprising a diode inserted between the gate and the source of the P-channel MOS transistor and having a reverse breakdown voltage lower than an oxide breakdown voltage of the P-channel MOS transistor.
- 5. The semiconductor device of claim 1, wherein the output driver is an N-channel MOS transistor, the semiconductor device further comprising a diode inserted between the gate and the source of the N-channel MOS transistor or between the gate and the ground and having a reverse breakdown voltage lower than an oxide breakdown voltage of the N-channel MOS transistor.

20

25

6. The semiconductor device of claim 1, wherein the output driver is a P-channel MOS transistor, the semiconductor device further comprising a constant current inverter inserted between the differential amplifier circuit and the output driver, the constant current inverter comprising:

a constant current circuit connected between a power supply line and the output driver; and

a MOS transistor controlled by the drive voltage output from the differential amplifier circuit.

5

10

15

7. The semiconductor device of claim 1, wherein the output driver is a P-channel MOS transistor, the semiconductor device further comprising a constant current inverter inserted between a power supply line and the output driver, the constant current inverter comprising:

a first N-channel MOS transistor to which the reference voltage generated by the reference voltage generator is supplied;

a first P-channel MOS transistor connected in series to the first N-channel MOS transistor to produce a constant current;

a second P-channel MOS transistor defining a constant current circuit under a current mirror configuration; and

a second N-channel MOS transistor to which the drive voltage output from the differential amplifier circuit is supplied.

20

8. A semiconductor device comprising:

a reference voltage generating circuit configured to generate a reference voltage;

a differential amplifier circuit configured to receive the reference voltage and generates a drive voltage;

WO 2005/008355

an output driver configured to operate based on the drive voltage;

-26-

PCT/JP2004/009694

resistors connected in series to the output driver to divide an output voltage of the output driver and feed the divided voltage back to the differential amplifier circuit; and a constant current circuit inserted between a power supply line and a combination of the reference voltage generating circuit and the differential amplifier circuit.

- 9. The semiconductor device of claim 8, wherein the constant current circuit is structure by a depression-mode N-channel or P-channel MOS transistor.
- 10. The semiconductor device of claim 8, wherein the constant

 15 current circuit is structured by an enhancement-mode N-channel or

 P-channel MOS transistor.
- The semiconductor device of claim 8, wherein the constant current circuit is structure by multiple MOS transistors
 connected in series to form a multi-stage constant current circuit.